Chapter 1 – Computer Systems Overview

TRUE/FALSE QUESTIONS:

1) The processor controls the operation of the computer and performs its data processing functions.
True
False
2) It is not possible for a communications interrupt to occur while a printer interrupt is being processed.
Answer: True
•
False
3) A system bus transfers data between the computer and its external environment.
Answer: True
•
False
4) Cache memory is invisible to the OS.
•
True
False
5) With interrupts, the processor can not be engaged in executing other instructions while an I/O operation is in progress.
Answer: True
0

Operating Systems: Internals and Design Principles, 7th Edition	Testbank	Chapter 1
False		
6) Digital Signal Processors deal with streaming signals such as audio and vide	eo.	
True		
False		
7) The fetched instruction is loaded into the Program Counter.		
Answer: True		
•		
False		
8) Interrupts are provided primarily as a way to improve processor utilization		
•		
True		
False		
9) The interrupt can occur at any time and therefore at any point in the execution	ion of a user program.	
•		
True		
False		
10) Over the years memory access speed has consistently increased more rapidl	y than processor speed.	
Answer: True		
•		
False		

Operating Systems: Internals and Design Principles, 7 th Edition 11)	Testbank	Chapter 1
An SMP can be defined as a stand-alone computer system with two or mo	ore similar processors of co	mparable capability
0		
T.		
True		
False		
12) The Program Status Word contains status information in the form of cond programmer as a result of program operation.	ition codes, which are bits	typically set by the
Answer:		
True		
•		
False		
13) An example of a multicore system is the Intel Core i7.		
•		
True		
False		
14) In a two-level memory hierarchy the Hit Ratio is defined as the fraction of memory.	all memory accesses found	d in the slower
Answer:		
True		
•		
False		
15) The operating system acts as an interface between the computer hardware	e and the human user.	
0		
True		
False		

MULTIPLE CHOICE QUESTIONS:

Operating Systems: Internals and Design Principles, 7th Edition	Testbank	Chapter 1
1)		
The four main structural elements of a computer system are:		
A)		
Processor, Main Memory, I/O Modules and System Bus B)		
Processor, I/O Modules, System Bus and Secondary Memory C)		
Processor, Registers, Main Memory and System Bus D)		
Processor, Registers, I/O Modules and Main Memory		
A		
2)		
The holds the address of the next instruction to be fetched.		
A) Accumulator (AC)		
reculturation (ric)		
		В)
Instruction Register (IR) C)		
Instruction Counter (IC)		
		D)
Program Counter (PC)		
D		
3)	1.	
The contains the data to be written into memory and receives the	e data read from memo	ory.
A) I/O address register		
1/0 dadress register		T .
		В)
memory address register C)		
I/O buffer register		

Operating Systems: Internals and Design Principles, 7 th Edition	Testbank	Chapter 1	
			D)
memory buffer register			
D			
4) Instruction processing consists of two steps:			
A) fetch and execute			
			B)
instruction and execute C)			
instruction and halt			
			D)
fetch and instruction			
A			
5) The routine determines the nature of the interrupt and perform	ms whatever actions are	e needed.	
A) interrupt handler			
			B)
instruction signal			
C) program handler			
			D)
interrupt signal			
A			
6) The unit of data exchanged between cache and main memory is			
A) block size			

Operating Systems: Internals and Design Principles, 7 th Edition map size	Testbank	Chapter 1
		C)
cache size		
		D)
slot size		
A		
7) The chooses which block to replace when a new block is to be lo all slots filled with other blocks.	paded into the cache and	d the cache already has
A) memory controller		
		B)
mapping function C)		
write policy		
		D)
replacement algorithm		
D		
8) is more efficient than interrupt-driven or programmed I/O for a	a multiple-word I/O tra	nsfer.
A) Spatial locality		
Spatial Iscanty		В)
Direct memory access		,
C) Stack access		
		D)
Temporal locality		
В		

	9)	
The		
	A)	
QPI		
		B)
DDR3		
		C)
LRUA		
		D)
100		D)
ISR		
A		
Small, fa	10) ast memory located between the processor and main memory is called:	
DI I	A)	
Block me	emory	
		B)
Cache m	nemory C)	
Direct m		
		D)
WORM	memory	
В		
In a uniț	11) processor system, multiprogramming increases processor efficiency by:	
	A)	
Taking a	ndvantage of time wasted by long wait interrupt handling B)	
Disablin	g all interrupts except those of highest priority C)	

Operating Systems: Internals and Design Principles, 7 Eliminating all idle processor cycles D)	th Edition Testbank	Chapter 1	
Increasing processor speed			
A			
12)			
The two basic types of processor registers are:			
A)			
User-visible and user-invisible registers			
B)			
Control and user-invisible registers C)			
Control and Status registers			
D)			
User-visible and Control/Status registers			
D			
13)			
When an external device becomes ready to be serviced by processor.	the processor the device sends a(n)	signal to the	
A)			
access			
			. .
		E	3)
halt			
		_	
		C	2)
handler			
		D))
interrupt			
•			
D			
14) One mechanism Intel uses to make its caches more effective access patterns and attempts to fill the caches speculatively A)			
mapping			
		T	٥١
		E	3)
handling			
C)			

Operating Systems: Internals and Design Principles, 7 th Edition interconnecting	Testbank	Chapter 1
		D)
prefetching		
D		
A organization has a number of potential advantages over a performance, availability, incremental growth, and scaling.	a uniprocessor organization incl	luding
A)		
temporal locality		T).
		B)
symmetric multiprocessor C)		
direct memory access		Di
and account at a five account		D)
processor status word		
B		
SHORT ANSWER QUESTIONS:		
1) The invention of the was the hardware revolution that broug	tht about desktop and handheld	l computing.
microprocessor		
2) To satisfy the requirements of handheld devices, the classic microproce the CPUs and caches are on the same chip, but also many of the other c devices and main memory.		
System on a Chip (SoC)		
3) The processing required for a single instruction is called a(n)	_ cycle.	
instruction		
4)		

Operating Systems: Internals and Design Principles, 7 th Edition The fetched instruction is loaded into the	Testbank	Chapter 1
Instruction Register (IR)		
5) When an external device is ready to accept more data from the processor, to signal to the processor.	the I/O module for tha	t external device sends an
interrupt request		
6) The is a device for staging the movement of data between main performance and is not usually visible to the programmer or processor.	n memory and process	or registers to improve
cache		
7) External, nonvolatile memory is also referred to as or auxiliary	memory.	
secondary memory		
8) When a new block of data is read into the cache the determines	s which cache location	the block will occupy.
mapping function		
9) In a multiprocessor all processors can perform the same functio halt the machine.	ns so the failure of a si	ngle processor does not
symmetric		
A computer combines two or more processors on a single piece	e of silicon.	
multicore		
11) A Control/Status register that contains the address of the next instruction t	to be fetched is called t	he
Program Counter (PC)		
12) Each location in Main Memory contains a value that can be inte	rpreted as either an ins	struction or data.
binary number		
13) A special type of address register required by a system that implements us	ser visible stack addres	sing is called a

Operating Systems: Internals and Design Principles, / Edition	Testbank	Chapter I
stack pointer		
14) Registers that are used by system programs to minimize main memory referer	nces by optimizing	g register use are called
user-visible registers		
15) The concept of multiple programs taking turns in execution is known as	·	
multiprogramming		